Template:RISC architectures: Difference between revisions

Latest revision as of 21:46, 6 March 2023

Template documentation

v t e Reduced instruction set computer (RISC) architectures
Origins	IBM 801 Berkeley RISC Stanford MIPS
Active	Analog Devices Blackfin ARC ARM AVR eSi-RISC LatticeMico8, LatticeMico32 MIPS OpenRISC Power ISA Renesas M32R, SuperH, V850 RISC-V SPARC Sunway Unicore Xilinx MicroBlaze, PicoBlaze
Discontinued	Alpha AMD Am29000 Apollo PRISM Atmel AVR32 Clipper CR16 CRISP DEC PRISM Intel i860, i960 META MIPS-X Motorola 88000, M·CORE PA-RISC POWER, PowerPC, ROMP

Revision as of 10:18, 17 February 2023 (view source) alpha>Indicwiki (Created page with "{{Navbox \|name=RISC architectures \|title = Reduced instruction set computer (RISC) architectures \|state = {{{state\|autocollapse}}} \|bodyclass = hlist \|group1 = Origins \|l...")	Latest revision as of 21:46, 6 March 2023 (view source) Indicwiki (talk \| contribs) m (1 revision imported from alpha:Template:RISC_architectures)
(No difference)