This is a mux realized from 3-state buffers and AND gates. "Sel1" and "Sel2" are the control inputs (selection inputs). Note that Sel1 is sometimes called "more significant" than Sel2 is "less significant". If there were more control inputs, then Sel3 would be written to the right of "Sel2" and be even less "significant", etc.

Note that the subscripts on the I_n inputs indicate the decimal value of the binary control inputs at which that input is let through.

The labels 00, 01, 10, and 11 show what the turn on code is for the and gate and the 3-state buffer it connects to.

Fresheneesz, the copyright holder of this work, hereby publishes it under the following licence:

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation Licence, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the licence is included in the section entitled GNU Free Documentation Licence.http://www.gnu.org/copyleft/fdl.htmlGFDLGNU Free Documentation Licensetruetrue

	This file is licensed under the Creative Commons Attribution-Share Alike 3.0 Unported licence.
	Attribution: Fresheneesz
	You are free: to share – to copy, distribute and transmit the work to remix – to adapt the work Under the following conditions: attribution – You must give appropriate credit, provide a link to the licence, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use. share alike – If you remix, transform, or build upon the material, you must distribute your contributions under the same or compatible licence as the original.
	This licencing tag was added to this file as part of the GFDL licencing update.http://creativecommons.org/licenses/by-sa/3.0/CC BY-SA 3.0Creative Commons Attribution-Share Alike 3.0truetrue